

**What is claimed is:**

1        1. A method for synchronizing all clock sources of  
2 semiconductor devices, comprising:

3        (a) generating multiple clock sources in a plurality of  
4               semiconductor devices;

5        (b) designating one semiconductor device having a clock  
6               source with the lowest rate clock signal as a  
7               master device and other devices as slave devices  
8               when the multiple clock sources are stable;

9        (c) designating the lowest rate clock signal of the  
10               master device as a reference clock source;

11       (d) performing, according to the reference clock  
12               source, a phase-aligned check on other clock  
13               sources in the master device, such that other  
14               clock sources of the master device are  
15               synchronized with the reference clock source to  
16               generate a zeroing signal;

17       (e) respectively performing, according to the zeroing  
18               signal, a phase-aligned check on a local lowest  
19               rate clock source in each slave device, such that  
20               all local lowest rate clock sources of the slave  
21               devices are synchronized with the lowest rate  
22               clock signal of the master device to respectively  
23               generate an aligning signal; and

24       (f) respectively performing, according to the aligning  
25               signal, a phase-aligned check on other clock  
26               sources in each slave device, such that other  
27               clock sources of each slave device are separately  
28               synchronized with the local lowest rate clock

29           signal of the respective slave devices, thereby  
30           completing clock synchronization for the  
31           plurality of semiconductor devices.

1           2. The method according to claim 1, wherein the  
2           plurality of semiconductor devices are implemented by Field  
3           Programmable Gate Array (FPGA) or Application Specific  
4           Integrated Circuit (ASIC).

1           3. The method according to claim 1, wherein the clock  
2           generators are implemented by delay locked loop (DLL) or  
3           digital clock manager (DCM).

1           4. The method according to claim 1, wherein step (d)  
2           further comprises: (d1) triggering a phase checker in the  
3           master device to sample the clock sources inside the master  
4           device for phase alignment comparison by means of rising or  
5           falling edges of an external input clock source; (d2)  
6           outputting the zeroing signal to concurrently signal each  
7           slave device when all phases are aligned; and (d3)  
8           otherwise, outputting a reset signal reset to re-generate  
9           multiple clock sources for re-alignment operation.

1           5. The method according to claim 1, wherein step (e)  
2           further comprises: (e1) respectively checking the lowest  
3           rate clock source of the master device through an external  
4           phase checker in each slave device to determine if the  
5           zeroing signal has been sent; (e2) respectively performing a  
6           phase-aligned check on each slave device through a  
7           respective external phase checker when the zeroing signal is  
8           received and all clock sources in each slave device are

9     stable; (e3) respectively sending the aligning signal to  
10    indicate a phase alignment and clock synchronization for the  
11    lowest rate clock signal of the master device and the local  
12    lowest rate clock signal of the respective slave device when  
13    all phases are aligned; and (e4) otherwise, sending a reset  
14    signal to re-generate the local lowest rate clock signal of  
15    the respective slave device and then repeat step (e1).

1         6. The method according to claim 1, wherein step (f)  
2    further comprises: (f1) respective internal phase checkers  
3    in each slave device determining if a respective external  
4    phase checker has sent the aligning signal; (f2) respective  
5    internal phase checkers performing the phase-aligned check  
6    in a respective slave device when the aligning signal is  
7    received and all clock sources in the respective slave  
8    device are stable; (f3) sending the aligning signal to  
9    indicate a phase alignment for the clock sources in the  
10   respective slave device and a clock synchronization for the  
11   semiconductor devices when all phases are aligned; and (f4)  
12   otherwise, sending a reset signal reset to respectively re-  
13   generate the multiple clock sources, except the local lowest  
14   rate clock source, of the respective slave device and then  
15   repeat step (f1).

1         7. A system for synchronizing all clock sources of  
2    semiconductor devices, comprising:

3         a first semiconductor device having a phase checker and  
4             a multi-clock generator including generation of  
5             the lowest rate clock source, wherein the phase  
6             checker performs phase alignment according to the  
7             lowest rate clock source, such that multiple

8 clock sources generated by the multi-clock  
9 generator are synchronized and thus a zeroing  
10 signal is output;  
11 a plurality of second semiconductor devices, each  
12 having an external phase checker, an internal  
13 phase checker and a multi-clock generator  
14 including generation of a clock-aligned source,  
15 wherein the external phase checker performs phase  
16 alignment according to the zeroing signal, such  
17 that the lowest rate clock source and the clock-  
18 aligned source have phase synchronization to thus  
19 output an aligning signal to the internal phase  
20 checker for phase alignment, thereby  
21 synchronizing multiple clock sources generated by  
22 each second semiconductor, and thus completing  
23 clock synchronization of all semiconductor  
24 devices.

1 8. The system according to claim 7, wherein the  
2 semiconductor devices are Field Programmable Gate Arrays  
3 (FPGAs) or Application Specific Integrated Circuits (ASICs).

1 9. The system according to claim 7, wherein the clock  
2 generators are delay locked loop (DLLs) or digital clock  
3 managers (DCMs).